Chip Design - CMOS Analog Integrated Circuit Layout Design and Verification: Based on Cadence IC 617

芯片设计——CMOS模拟集成电路版图设计与验证:基于Cadence IC 617

by Chen Chengying Fan Jun Yin Feifei (陈铖颖 范军 尹飞飞)

Status
Completed
Source
Fanqie
Request a translation

Stats

8.4Score
12Chapters

Tags

Synopsis

Reader comments

  1. 5 likes
  2. 1 like
  3. 1 like

In booklists 2